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INTRODUCTION 
The rapid advancement of computer speed and storage over the last two 
decades has fostered an equally rapid advancement in computational fluid 
dynamics simulation capabilit 
aerodynamics, which combines 
growth field is computational 
mathematics, and corn uter science for 
lines of aerodynamics, fluid physics, 
flow fields through t 
he purpose of simulating aerod namic 
dynamics equations. 
he numerical solution of approximating sets of f uid 3[ 
The field of computational aerodynamics, even in its 
current formative stage, 
design tool. 
is emerging as an important aerodynamic research and 
Critical to the advancement of computational aerodynamics capabilit is 
the abilit 
contain I 
to simulate flows about three-dimensional configurations tha I 
bo h compressible and viscous effects including turbulence and flow 
separation at high Reynolds numbers. 
accomplish this in two dimensions, 
While ii is currently possible to 
bridging the gap to three dimensions is 
beyond the capability of current computers. 
The Numerical Aerodynamic Simulation Facility (NASF) is proposed to 
provide this needed increase in computational ca ability 
matching the characteristics of the problems to g 
by carefully 
e solved with advances in 
computing s stem architecture. 
. approximate y three years, 9 
The NASF Project has been under way for 
Project activities to date. 
and the remainder of this paper will describe 
CHARACTERISTICS OF NAVIER-STOKES SOLUTION ALGORITHMS 
The first step in the development of the NASF was to ascertain whether 
the problems to be solved were such that architectural innovations could 
reasonably be expected to produce the performance gains desired. To this end, 
analyses were conducted of two solution techniques for solving the Reynolds 
averaged Navier-Stokes equations describing the mean motion of a turbulent 
flow with certain terms involving the transport of turbulent momentum and 
energy modeled by auxiliary equations. The first solution technique (ref. 1) 
is an implicit a proximate factorization finite-difference scheme applied to 
three-dimensiona flows. P The implicit formulation avoids the restrictive 
stability conditions when small grid spacing is used to obtain spatial 
resolution of large gradients in viscous dominated regions. The approximate 
factorization reduces the solution process to a sequence of three 
one-dimensional roblems with easily inverted matrices. 
(ref. 2) is a hybrid 
The second technique 
explicit/implicit finite-difference scheme which is also 
factored and applied to three-dimensional flows. In this scheme, implicit 
techniques are used only in the surface normal direction where the 
a 
rid 
spacing is the finest. Both methods are applicable to problems wit highly 
distorted grids and a variety of boundary conditions and turbulence models. 
These early analyses indicated the following three fundamental 
characteristics: 
1) Massive but rather simple calculations 
While a typical Navier-Stokes solution will involve approximately a 
trillion calculations, these calculations are almost evenly divided 
between adds and multiplies with very few divides (on the order of 
3%) and essentially no intrinsic functions such as square root. In 
addition, almost one-third of all computations are in the form of 
"multiply-add" combinations. 
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2) 
3) 
fact 
Massive but well structured data bases 
The large number of grid points necessary to describe non-trivial 
geometries 
the order o f 
ives rise to data bases for Navier-Stokes problems of on 
40 million words. In addition this data must be 
accessed in each of the three s 
P 
atial 
factored algorithm approach at 
directions associateclhwwkhi;he 
eastonce per iteration. 
only local grid data interaction, however allowing the sweeps 
through the data to take place independently. 
Simple control 
The basic algorithms consist of identical operations erformed on 
large blocks of data, which makes them quite well sui 3 
solution approaches. In addition, 
ed to parallel 
there are relatively few 
recurrences or branches, and those that do exist are within deeply 
nested loops again allowing the use of parallelism to improve 
computationai speed. 
These-results clearly indicated that the Navier-Stokes algorithms were in 
ideally suited to parallel 
P 
recessing techniques, the only architectural 
alternative for meeting NASF goa s in a reasonable time frame. 
PRELIMINARY NASF SPECIFICATIONS AND GUIDELINES 
In addition to.providing advanced ca ability for computational 
aerodynamics research, a basic goal for t R e NASF is to be a tool to aid in the 
design of aerospace vehicles. To serve such a role, it is necessary that 
solutions be available in relatively short times to make it practical to sort 
through many possible configurations early in the design cycle when 
aerodynamic factors have the lar est im 
This gives the following basic s atemen f r 
ct on the shape of a new vehicle. 
of required NASF performance: 
The solution of the Reynolds-averaged Navier-Stokes equations, 
for grids of one million points, in less than ten minutes. 
Assuming reasonable advances in numerical method efficient (estimating a 
factor of four improvement by 1983) this in turn gives the fol owing 
estimates for processing rate and storage: 
51 
A processing rate of ap 
operations per second, F 
roximately one billion floating point 
or the add/multiply/divide mix of 
Navier-Stokes algorithms, on a data base of 40 million words. 
This number of one billion floating point o erations per second has 
served as a quick-reference performance figure t roughout the Project. R It 
should be kept in mind, however, that the basic performance goal of the NASF 
is a stated in terms of raw processing rate, but rather in terms of elapsed 
time for Navier-Stokes solutions. This of course has profound implications on 
total system architecture, benchmarks, and so forth. 
In addition to the above performance goal, 
requirements on reliabilit and trustworthiness. 
the NASF has very stringent 
means that the machine mus r. 
Reliability in this sense 
be capable of performing useful work a high 
percentage of the time -- 
must be easy to re 
iz 
air -- 
it must not break very often and when it does, it 
rd~~dl~;oduce must 
and trustworthiness means that the computations it 
e correct -- the user must not have any reason ;yt;;;;rust 
The NASF will be a ver 
early and strong emphasis on bot i!l 
large and very complex system; 
reliability and trustworthiness its value 
for practical engineering use can be severely compromised. 
bein 
In order to assure the attainment of these goals, one other concept is 
strongly emphasized throughout the 
deve oped as a computer science project, P; i! 
reject: 
ut 
the NASF is not being 
rather as the construction of a 
fluid d namics 
z 
research and engineering tool. Therefore, while state of the 
art tee nologies must be used throughout in order to reach the substantial 
performance expectations, there are no specific attempts being made to stretch 
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the state of the art in individual areas. For example, a basic concept of the 
Facility views it as being made up of two separate components: 
Flow Model Processor (FMP) 
The FMP is the corn utational engine and storage for solving the 
Navier-Stokes prob ems. P As it will operate on only one job at a 
time, it will also contain sufficient staging memor to allow 
buffering of output for the current and previous jo ti as well as 
input of code and data for the next job. 
Support Processor System (SPS) 
The SPS will be responsible for the overall operation of the 
Facility, including compiling and scheduling jobs for the FMP, 
managing the file system, 
interface. 
and providing an interactive user 
In this concept then, essentially @J. custom hardware will be in the FMP 
itself; the SPS will be a standard, proven off-the-shelf computing system. 
Likewise the development of custom software'will be minimized: 
have the minimum operating system possible for 
the FMP will 
and the SPS will have minimum modifications to 
This philoso hy is also being followed in the 
e f;zgi%% 
P First, it will be based 
e%%%%s required for expressing 
hierarchy management. Second, there will be no attempt made to have the FMP 
compiler automatically reco ize 
&J problem k? 
parallelism in standard FORTRAN constructs; 
El 
arallelism mus be explicitly specified by the programmer. It is 
strongly fel that both of these restrictions are necessar in order to 
develop, in the time frame necessary, an operational compi -r 
delivering acceptable FMP performance. 
er capable of 
Thus we see that while the NASF has substantial goals in terms of 
performance and reliability, ever 
it is actually buildable and 31 
effort is also being taken to ensure that 
usab e. The Facility is not based on any 
breakthroughs in either hardware or software technology and will instead 
achieve its oals 
of several f s ate 
through architectural innovations and throu-h the combining 
of the art technologies under strict reliabi ity guidelines *8* 
and controls. 
PRELIMINARY FEASIBILITY STUDIES 
After the encouraging results of the early Navier-Stokes analyses, two 
independent, parallel feasibility studies were conducted one by Burroughs 
Corporation and one by Control Data Corporation. The major efforts of these 
contracts were the analysis of the two Navier-Stokes algorithms described 
above and the development of candidate 
their execution. Extensions of these 1 
rocessor architectures optimized for 
s udies further refined the two baseline 
configurations, including the develo ment of simulators for performance and 
functional verification. These two 1 aseline 
later. 
configurations are described 
A second phase-of feasibility studies is currently under way, with the 
same contractors, 
further, including 
with the goal of extending the baseline designs even 
software and total facility specifications. These further 
studies will also assess the proposed configurations for weather/climate 
simulation and will investigate modifications which could improve FMP 
performance for such applications. 
In addition to these two studies 
contract efforts. 
Ames is involved in numerous other 
Most of these effoits are for technical assistance in areas 
such as evaluation of feasibility study results, 
and performance analysis. 
reliability considerations, 
Before discussing the baseline architectures in detail, it is necessary 
to review two fundamental concepts. 
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FUNDAMENTAL ARCHITECTURAL CONCEPTS 
The first of these concepts is that of par allelism as illustrated in 
figure 1. As indicated earlier, Navier-Stokes solution& involve man 
o erations bein g his is 
1 lustrated by -P f 
done repetitive1 
he program segmen t 
on large blocks of data points; 
in fi 
f 
ure la. 
three operations indicated by the boxes 
This loop will cause the 
for 1=2, and so forth; 
o be done N times, once for I=l, once 
each execution of the three operations is-called an 
1'instance.11 Further it is assmed that the N instances are data i;;fEendent, 
that results of one instance are not used as inputs b another. 
condition is generally satisfied by the types of problems envisioned for the 
NASF.) Doing the N independent instances of the oop sequential1 
current general purpose computers, is illustrated in fi ure lb. QnZ %s 
cannot hope to achieve the rocessin 
parallelism must be used; f* 
rate 
T f 
lanned for he NASF, some form of 
f 
his is i lustra ed in figure lc. 
Given this general form of parallelism, 
instances of the loop onto physical hardware* 
it is then necessary to map the N 
shown in figure 2. 
methods for doing this are 
One technique, known as hhorizontal slicing I' consists of 
performing all N instances of the first operation in the loop, then performing 
all N-instances of the second operation, and so forth. This is the technique 
;;;i +n vector or pipeline computers SUC?;~;,S t,~eIISTAR~lOO, the.ASCn and the 
- l The second general technique, vertical slicing, consists 
of assigning the N independent instances to N independent rocessors and 
having them each perform all of the operations for one par e- ocular instance. 
This technique is commonly referred to as parallel or concurrent processing. 
Both forms of slicin assume 
R 
arallel, and unfortunate 
that in fact N operations can be done in 
ardware. In this case, 
this assumption is frequently not valid on real 
parallel computations. 
e problem is solved as a combination of serial and 
First assume a vertical slicing approach4 with P 
processors available (P(N) 
P instances per c cle. 
The N instances are grouped into M cycles," with 
sli 
f 
htly larger t an N. rl 
M is of course chosen so that MxP is equal to or 
The P 
ins antes in the first cycle. R 
rocessors are then started computing-the 
hen 
and so forth until all M cycles are complete 
bein 
a 
idle durin 
the orizontal 8. 
the last cycle). 
they com~lg~fthths~~e~~noc".~~~~~. ps;y;;+ 
This same problem can manifest 1 self in 
s icing approach as well if the-number of data elements which 
can be operated on at once is less than N. 
exceeding the maximum allowable vector lengt;f;h&cz"n ~"h,""c~~?!le?~h%4bT or by 
having insufficient memory to store long vectors of temporar 
frequently hap ens on the STAR-loo). Again the solution is 
results (as 
series of para P 
I 
lel operations. 
o perform a 
Fi ure 3 illustrates a 
f- 
sli 
applica ions other than Navier- 8 
htly different problem, more typical of 
tokes. As shown in figure 3a, the N 
independent instances in this case involve data de 
dependent branching ("subscript dependent" R- 
endent or subscript 
conditions). 
means t ings like boundary 
In the horizontal slicing approach, shown in figure 3b, the 
steps are as follows: perform the first o 
r 
ration for all N instances 
he result as a logical or bit 
make 
the decision for all N instances (storing 
vector), perform the third step for all applicable instances (under control of 
the logical vector produced earlier) , perform the alternate third step for the 
other instances (again controlled by the lo ical vector) and finally 
Actual implementa ions of "und& control of f - IT 
erform 
the fourth step for all. he 
logical vector' may involve techniques such as sparse vector processing, 
'Pgatherll 
required, 
0 erations, 
R 
index lists and so forth. Additional overhead is 
owever, and all operations must take place in rigid sequence. In 
the vertical slicing approach each of the individual processors is free to 
take only the afgropriate branch. there is no need to wait on the alternate 
not selected. is means that the net time for completing all instances can 
be significantly reduced. Note also that in this type of problem the 
horizontal slicing a preach is illustrative of both vector processing 
(~T~~-i~",~~~~~f,l~,~',cil~ lockstep parallel processing (ILLIAC IV, BSP, 
etc.)* 
able to execute independent f 
approach is applicable onlv if the processors are 
y. 
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The other basic concept relates to storage and accessing of three- 
dimensional data, as required by the 3-D Navier-Stokes codes. As shown in 
fi ure 4, sweeping throu h the data in each of the three directions associated 
wi h - f the factored algori hms involves picking up planes in each of the three 3 
orientations. That is, when advancing in the X direction (having the I 
subscript advance once per loop), it is necessary to operate on Y-Z planes as 
vectors (the N instances are composed of all J and K values for the current 
value of I). Similarly, the Y-,direction sweep fetches X-Z planes and the Z 
direction sweep fetches X-Y planes. Since computer memory is not oriented in 
three dimensions, some mapping must be applied between the high level language 
construct of a three-dimensional array and the linear memory of a computer; 
an example based on FORTRAN is given in figure 5. Here we can see that 
accessing the data in all three directions involves not only fetching 
contiguous words (the most efficient in most architectures) 
of words and individual words separated by constant intervais. 
butT;;;otfLoups 
requirement that the FMP ermit efficient three-dimensional access to the 
entire 40 million word da a base has significant impact on the FMP f 
architecture. 
Note final1 
algorithms toge her with the local grid data interaction, allows the use of a I 
that the orderly data accessing of the Navier-Stokes 
multi-levei memory hierarchy. That is, while it is necessary to have 
extremely fast access to data being fed directly to processors, other data 
(previous or subsequent planes) may be contained in a slower, block-accessed 
backing store, to be moved into the faster processor memory only as required. 
We will now describe the baseline NASF configurations developed by the 
two contractors. Both concepts are still in a state of development and should 
be considered preliminary and subject to modifications as indicated by further 
analyses. Nevertheless, they indicate the basic directions being pursued. 
CONTROL DATA BASELINE CONFIGURATION 
Figure 6 shows a simplified block diagram of the Control Data FMP 
concept. The basic philosophy espoused by CDC was to build the absolutely 
fastest pipeline processing unit possible, and then combine as many of them as 
required to meet the processing rate requirements of the.NASF. As might be 
expected, this gave rise to an architecture which is quite similar to the 
STAR-loo: there is a scalar processin unit, which also contains a control 
unit to do instruction 
PI 
recessing; a!! ockstep group of eight vector pipeline 
processing units, with uffer registers; a memory mapping unit, allowing 
complex memory accessing modes at nearly full vector speed; a main random 
access memory of eight million words; and a block-accessed CCD (charge 
coupled device) memory of 256 million words. This CCD memory will serve both 
and output) and as the-primary 
being moved into the eight 
The architecture also 
modes, with 32-bit processing 
Reliability features of the CDC architecture are substantial. All memory 
contains single-error-correction-double-error- detection (SECDED) circuitrny, 
with appropriate block error correcting codes in the large CCD memory. 
addition, the vector processors employ a unique variable-redundant P 
concept 
which provides substantial error detection. Each processor actual y consists 
of two identical, independent sets of functional units, P 
lus an input operand 
select unit and a set of coincidence checkers. For simp e operations, such as 
AxB the same operand streams are sent to each set of functional units and the 
units perform identical, redundant calculations. The outputs of each pair of 
redundant components are sent to the coincidence.checkers, providing complete 
rezgt;ncy and a very high degree-of error checking. As mentioned above, 
many computations 
forms, &uch as (A+B)x(CcD). 
in Navier-Stokes problems are of more complex 
The vector processors are also capable of 
performing such complex calculations although in this case all 
would be needed in the actual computation, giving no redundant 
c;;$o;znts 
checking. Operations of intermediate complexity also exist, w ich allow some rl- 
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units to o erate 
independen ly. 1 
redundantly and be checked while others operate 
speed, 
Thus there is a dynamic trade-off being made between maximum 
in which all units operate independently, 
point operations every machine cycle, 
performi 
Y 
three floatin 
and maximum error de ection with a 1 f 
units performing redundant 
instruction mix will provide 
checked calculations. It is felt that a normal 
am le 
performance rates required of t R 
checking while still allowing the peak 
e NASF. 
In addition to the error detection 
is also redundancy in the form of a nint R 
rovided within the pipelines there 
activated at any time. 
spare 
Thus if a process& fails 
processing unit which can be 
the spare processor can be 
configured in and the FMP can resume ooeration while the failed nrocessor is 
being-repaired. Note that no instruction re-try is planned, 
processor fails,the currently active job is aborted prior to 
pipelines and resuming operation. 
The scalar unit of the Control Data FMP is very similar 
unit of the STAR-100A. This is expected both to save design 
produce a more reliable device. 
however,; if a 
reconfiguring the 
to the scalar 
effort and to 
The map unit is a substantial extension of the current STAR-100 
architecture in that it provides the capability of accessing memory in each 
of the three directions shown in figure 5: 
spaced groups (Y sweep), 
contiguously (Z sweep), evenly 
or evenly spaced words (X sweep). There can be a 
significant performance degradation for non-contiguous accesses, but the map 
unit operates concurrently with man 
P 
vector operations, allowing corn lex 
fetching of the next vector to over ap with processing of the curren e one. 
Since the Control Data approach is basically horizontal slicing, as is 
the STAR-100 the pro osed FMP programming language draws heavily from STAR 
FORTRAN. Unfortunate P y STAR FORTRAN is hardly an ideal high level langua e 
due to the need for frequent use of the t1Q811 construct, which is essentia 'I 
embedded assembly language. 
ly 
CDC does feel that they have learned quite a bit 
from the STAR FORTRAN experience, however, and that reasonable FORTRAN 
syntactic extensions can in fact be devised which will allow true high level 
specification of horizontal slicing parallelism. 
been made to specify a vertical slicing extension, 
An early attempt had also 
similar to the Burroughs pro osal 
using a construct which was 
(to be described later) It was felt that 
this would require considera i! ly more compiler sophistication than was 
reasonable, however, and so the approach was dropped. 
BURROUGHS BASELINE CONFIGURATION 
In the Burroughs NASF baseline configuration, the.FMP-SPS interconnection 
is quite similar to that used for the Burroughs Scientific Processor (BSP).to 
build on experience and save development cosys. 
not at all similar to the BSP, however; 
of the proposed FMP. 
figure 7 
The Burroughs FMP design is 
shows a simplified diagram 
The a preach taken by Burroughs is also quite different from that of 
Control Da e a. Here the processors are relatively simple devices, but the 
replication factor is much higher. 
proposed, 
There are 512 independent processors 
each with 32 768 48-bit words of local storage for program and data. 
There is also a control unit which controls overall FMP operation and allows 
synchronization of the proce;sors. The control unit does not do instruction 
decoding and sequencing for the processors, however; the m is p& a 
;;gk;t;p machine like the ILLIAC IV or the BSP. 
P 
rogram 
Instead, each rocessor has 
storage and instructlon decoding ca ability. 
potentia ly allows the FMP to operate as a full mu1 
1. W&le this 
multiple data stream (MIMD) machine, 
iple instruction 
this is not the mode of operation planned 
for the NASF. The primary reasons for this are the primitive interprocessor 
cooperation capability provided (there is no automatic "locking" of data in 
extended memor 
I9 
no capability for synchronization of subsets of processors, 
etc.) and the ack of a sophisticated 
1 
lanned that the same program will be E 
rogram distribution mechanism (it is 
roadcast 
he control unit). 
to all processors at once by 
Therefore the Burroughs FMP is envisioned as a 
"synchronizable array machine," in which the processors will in fact all 
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execute the same code with frequent synchronization although individual 
processors will be able to take different data dependent branches and also to 
utilize data dependent arithmetic algorithms as well as individual instruction 
retry and other error recovery procedures. 
The memory associated with each processor will in actuality be treated as 
with problem grid data being passed through the processor 
ropriate to the current sweep direction. The actual 
which transfers data 
be held in a 34 million word random access memory, 
to and from the processor memories through a 
transposition network (to be described later). 
memory is or anized 
to minimize I? 
as 521 separate modules, 
This 34 million word extended 
ank conflicts. 
the prime number 521 being.chosen 
That is with a prime number of memor 
I 
banks, the 
only conflicts which will arise are for data intervals of exact mu tiples of 
521. With other numbers of banks 
intervals of 2, 4, 8, 16, and so $0:: K. 
512, conflicts could occur for 
The Burroughs configuration also utilizes CCD technology for the staging 
memory, with a 
million word I? 
roposed 134 million words. Transfers to and from the 34 
ex ended memory would be on a job basis, rather than the 
plane-at-a-time access planned by Control Data. 
The Burroughs design also makes use of SECDED in all memories, but error 
detection within the processors poses a quite different problem than in the 
fewer pipeline processors of the CDC design. Studies are currently under way 
to determine appropriate error detection mechanisms for such a large array of 
processors. 
The transposition network 
some fundamental changes recent1 
proposed by Burroughs has undergone 
tailored s ecifically to Navier- 
The original FMP desi n was 
prob P 
f- 
these 
okes problems, and as mentioned ear ier, 
ems have well structured data accesses and relative1 
Thus a network was designed which would provide conflict-free ( K 
few branches. 
speed) accessin 
hat 
3 sequence of wor s 
for words separated b 
located at a constan 1 
a constant skip distance. 
is, full 
Such a 
"p-ordered vector." 
interval of p words is called a 
speed, 
Thus the network would handle the X and Z sweeps at full 
and sufficiently large arrays would also be efficient in the Y sweep 
(if the number of words in each group is large compared to the number of 
processors). This network was quite simple and easy to control, but it did 
require that all processors access data from different extended memory modules 
(which will always be the case with p-ordered vectors, due to the prime number 
of banks) and that all processors be synchronized prior to extended memory 
accessing. 
Subsequent feasibility studies were concerned with the suitability of the 
FMP for other problems, however 
These programs have 
notably weather/climate simulation codes. 
significantly more data dependent branching, as well as 
less orderly data accessing. In fact, analyses showed that significant 
! 
erformance 
he 
degradations were being caused by the need for synchronization and 
restricted extended memory accessing permitted. To solve this problem 
new transposition network is currently under investigation. This network 1s 
a 
much more general than the previous one 
independent1 
with processors making requests 
temporarily 
and the network itself determining what path conflicts exist and 
The basic interconnection of the 
network is similar 
conflicting requests. 
self-setting mode 
o an omega network, but the design calls for a 
of control. That is, rather than having the control unit 
compute the proper setup for the network (a computation which can guarantee 
optimum operation but which is prohibitively complex), the network is set u 
by combinatorial logic cascading through the individual stages. Once a pat R 
is established between a processor and an extended memory module, that path is 
held until all data are passed. 
requests to proceed. 
The path is then released, allowing blocked 
Simulations of various mechanisms for im lementing the new network are in 
progress and preliminary indications are 
built 
tha f 
fact be 
a self-setting network can in 
which is as efficient as the old network for contiguous words 
only slightly less efficient for evenly s aced sin 
more efficient for spaced groups, particu arly sma E f
le words, and significantly 
1 groups. Thus the new 
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network may cause a small degradation for Navier-Stokes problems (although 
even this is not obvious since the network accounts for relatively little of 
the Navier-Stokes time) but should be substantially better for other 
applications with more random data accessing characteristics. 
The Burroughs FMP is basically a vertical sliced architecture: the 
processors are independent during execution of a cycle of instances, with 
synchronization necessary only at top and bottom. As such, the programming 
language extensions are minimal and quite easy to use. Currently the major 
extension is a DOALL construct, which performs essential1 
?I 
like a standard 
FORTRAN DO-loop except that the programmer has promised 
the loop are data independent, 
t at all instaF;Es of 
corn iler 
and thus may all be done in parallel. 
f 
has a relatively easy job of carving u 
I! 
instances into cycles, and 
mos serial optimization techniques are applica le. 
PERFORMANCE VALUATIONS 
As mentioned earlier, Ames is undertaking independent performance 
evaluations of each of the baseline FMP configurations. This is being done by 
first programming each of the codes in the appropriate FMP FORTRAN, then hand 
compiling them (assuming an unsophisticated compiler), and finally timing the 
machine code, either by hand or with simulators. 
The results of these evaluations, together with maximum processing rates 
quoted by Control Data and Burroughs, are shown in figure 8. 
numbers are in terms of billions of floatin 
All performance 
note that the initial performance specifica f- 
point operations per second; 
ion for the FMP was 1.0. 
The first line of figure 8 gives the maximum rates of the two 
configurations for simple operations (such as AxB). Note that the Control 
Data configuration performs twice as fast in 32-bit mode. The second line 
shows the absolute maximum processing rate possible for each architecture, 
usin 
5 
the most complex o 
AxB+ for Burroughs). 
rations available (AxB+CxD for Control Data and 
T e next two lines are the performances estimates for r 
the two Navier-Stokes codes provided by NASA; the first is a hybrid 
explicit-implicit method and the second is totally implicit. Notice that the 
Control Data figures are for 32-bit; it is unknown how much of the actual 
code could be executed with sufficient accurac 
SI 
in this mode. The final two 
lines are estimated figures for the GISS globa circulation model and the MIT 
spectral model, the two weather/climate codes being considered. 
SUMMARY 
Although feasibilit 
8 
studies are continuing, it has been fairly well 
demonstrated that the NA F can in fact be built, that it can meet 
Navier-Stokes performance objectives, 
other applications as well. 
and that it will perform efficiently on 
Subsequent phases of the Pro'ect will verify 
these conclusions through detailed design, actual fabrica ion, i 
operation of the Numerical Aerodynamic Simulation Facility. 
and subsequent 
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la: PROBLEM: DO 1 I=l,N 
N INDEPENDENT INSTANCES 
OF THE SAME OPERATIONS 
1 CONTINUE 
lb: SERIAL APPROACH: 
lc: PARALLEL APPROACH: 
33 
I I=1 
1 
I=2 
Figure l.- Concepts of parallelism - basic. 
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I I I lI1llllll ll llllll 
2a: HORIZONTAL SLICING (VECTOR OR PIPELINE APPROACH) 
I 
I I I l oo I 
I 
I I I l oo I 
I 
r-l I I l oo u 
2b: VERTICAL SLICING (MULTIPLE PROCESSOR APPR0AC.H) 
I 
0.0 
Figure 2.- Concepts of parallelism - slicing. 
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3a: PROBLEM DO 1 I=l,N 
c?l 
1 CONTINUE 
N INSTANCES WITH DATA DEPENDENT 
OR SUBSCRIPT DEPENDENT BRANCHING 
3b: VECTOR OR LOCKSTEP PARALLEL I 
3c: INDEPENDENT PARALLEL ; 
I I 1 
I 
I 
Figure 3.- Concepts of parallelism - branching. 
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1. X DIRECTION SWEEP 
Y 
X I /----- 
/ 
/ 
/ 
/ 
2. Y DIRECTION SWEEP 
X-Z PLANE PARALLELISM 
Y-Z PLANE 
PARALLELISM 
SERIAL 
b 
3. 2 DIRECTION SWEEP 
I / 
0 a ’ PARALLEi 
l l 
l l 
l 
l 
l 
l 
l 
l 
a 
I 
0 
I 
0 
a ’ X-Y PLANE 
/ PARALLELISM 
/ 
/ 
/ 
Figure 4.- The three sweeps of the three-dimensional implicit method. 
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: 
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: 
3 
1 
2 
3 
1 
2 
3 
1 
2 
3 
1 
2 
3 
1 
2 
3 
J K X Y z 
1 1 
I 1 
2 1 
I I 
3 1 H 
1 2 
I I 
2 2 
I I 
3 2 H 
F==l 
1 3 
I I 
2 3 
3 3 
I I H 
DIMENSION Q(3,3,3) 
ELEMENTS OF A PLANE WHEN THE SWEEP DIRECTION IS 
Figure 5.- FORTRAN three-dimensional array accessing. 
I 1-1 II lIIlllIIll 
NOTE: PARENTHESIS REFERS TO 
32 BIT WORDS, OTHERWISE 64 
I (512) J 
RAM 
SMALL MEMORY 
8 MILLION WORDS 
(16) 
SCALAR 
PROCESSOR 
MAP UNIT 
PIPELINE PROCESSORS 
M.Hl M 
+ (2) 
SPARE 
, 
Figure 6.- Simplified block diagram of Control Data FMP. 
(RAM denotes random access memory.) 
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DATA BASE 
MEMORY 
134 MILLION WORDS 
RAM EXTENDED MEMORY 34 MILLION WORDS 
DATA TRANSPOSITION NETWORK 
/\ 
SCALAR PROCESSORS (8 MILLION WORDS) 
-r CONTROL UNIT 
Figure 7.- Simplified block diagram of Burroughs FMP. 
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IN BILLIONS OF FLOATING POINT OPERATIONS PER SECOND 
CODE CONTROL DATA BURROUGHS 
MAX RATE (SIMPLE) 
0.5 (AxB, 64-bit) 1.0 (AxB, 32-bit) 1.5 (AxB) 
MAX RATE (COMPLEX) 
1.5 (AxB+CxD, 64-bit) 
3.0 (AxB+CxD, 32-bit) 2.3 (AxB+C) 
- 
HUNG-Mac CORMACK 0.9 (32-bit) 1.1 
PULLIAM-STEGER 1.2 (32-bit) 1.2 
GISS GCM 0.54 (32-bit) 0.8 
MIT SPECTRAL 0.5 (32-bit) 0.7 
Figure 8.- Performance estimates for alternate FMP concepts. 
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